收藏本站
BU9897GUL-W (128Kbit)
Datasheet
● WP valid timing (write cancel)
WP is usually fixed to 'H' or 'L', but when WP is used to cancel write cycle and so forth, pay attention to the following WP
valid timing. During write cycle execution, in cancel valid area, by setting WP='H', write cycle can be cancelled. In both byte
write cycle and page write cycle, the area from the first start condition of command to the rise of clock to taken in D0 of
data(in page write cycle, the first byte data) is cancel invalid area.
WP input in this area becomes Don't care. Set the setup time to rise of D0 taken 100ns or more. The area from the rise of
SCL to take in D0 to the end of internal automatic write (tWR) is cancel valid area. And, when it is set WP='H' during tWR,
write is ended forcibly, data of address under access is not guaranteed, therefore, write it once again.(Refer to Figure 39.)
After execution of forced end by WP standby status gets in, so there is no need to wait for tWR (5ms at maximum).
? Rise of D0 taken clock
SCL
SCL
? Rise of SDA
SDA
D1
D0
ACK
SDA
D0
ACK
Enlarged view
Enlarged view
A
A
T
C D7 D6 D5 D4 D3 D2 D1 D0
K
K
R address L address L
SDA
S
A
T
Slave C Word
A
C
K
L
Data
A
C
K
L
S
T
O
P
tWR
WP
WP cancel invalid area
WP cancel valid area
Data is not written.
Write forced end
Data not guaranteed
Figure 39. WP valid timing
● Command cancel by start condition and stop condition
During command input, by continuously inputting start condition and stop condition, command can be cancelled. (Refer to
Figure 40.) However, in ACK output area and during data read, SDA bus may output 'L', and in this case, start condition and
stop condition cannot be input, so reset is not available. Therefore, execute software reset. And when command is
cancelled by start, stop condition, during random read cycle, sequential read cycle, or current read cycle, internal setting
address is not determined, therefore, it is not possible to carry out current read cycle in succession. When to carry out read
cycle in succession, carry out random read cycle.
SCL
SDA
1
0
1
0
Start condition
Stop condition
Figure 40. Case of cancel by start, stop condition during slave address input
www.rohm.com
? 2012 ROHM Co., Ltd. All rights reserved.
TSZ22111 ? 15 ? 001
17/22
TSZ02201-0R2R0G100500-1-2
4.SEP.2012 Rev.001
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
BU99901GUZ-WE2 IC EEPROM 32KBIT 2WIRE VCSP
BUK218-50DY,118 TOPFET DUAL SWITCH D2PAK
BVL121200003N BATTERY CHG UNIV 12VDC @ 1.2A
BVW241250003A BATTERY CHG UNIV 24VDC @ 1.25A
C-14245 RACKMOUNT INTERNAL CHASSIS
C-1555 CABINET SLOPING PANEL PRESTIGE
C2777-FI-J35C5-T120 CONN PLUG 35POS 0.4MM COAXIAL
C4IDCD INPUT MODULE DC 4.5-30VDC
相关代理商/技术参数
BU99022NUX-3TR 功能描述:IC EEPROM I2C BUS 2KB 8VSON 制造商:rohm semiconductor 系列:- 包装:剪切带（CT） 零件状态:有效 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:4K （256 x 8 x 2） 速度:400kHz 接口:I2C，2 线串口 电压 - 电源:1.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C（TA） 封装/外壳:8-UFDFN 裸露焊盘 供应商器件封装:VSON008X2030 标准包装:1
BU9910KV 制造商:ROHM 制造商全称:Rohm 功能描述:Status display LCD driver for PCs with I2C Bus interface
BU9928FV 制造商:未知厂家 制造商全称:未知厂家 功能描述:マルチメディアLSI
BU9929FV 功能描述:IC I/O EXPANDER I2C 16B 28SSOP RoHS:是 类别:集成电路 (IC) >> 接口 - I/O 扩展器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 接口:I²C，JTAG 输入/输出数:9 中断输出:无 频率 - 时钟:400kHz 电源电压:2.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:20-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:20-TSSOP 包装:管件 包括:EEPROM
BU9929FV-E2 功能描述:IC I/O EXPANDER I2C 16B 28SSOP RoHS:是 类别:集成电路 (IC) >> 接口 - I/O 扩展器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 接口:I²C，JTAG 输入/输出数:9 中断输出:无 频率 - 时钟:400kHz 电源电压:2.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:20-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:20-TSSOP 包装:管件 包括:EEPROM
BU9967KN-E2 制造商:ROHM Semiconductor 功能描述:NTSC/PAL COMPLIANT DIGI VIDEO - Tape and Reel
BU9969KN 制造商:ROHM 制造商全称:Rohm 功能描述:Digital video encoder
BU9969KN_09 制造商:ROHM 制造商全称:Rohm 功能描述:Video bus interface